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Abstract—A mask programmable technology to implement RF
and microwave integrated circuits using an array of standard
90-nm CMOS transistors is presented. Using this technology, three
wideband amplifiers with more than 15-dB forward transmission
gain operating in different frequency bands inside a 4–22-GHz
range are implemented. The amplifiers achieve high gain-band-
width products (79–96 GHz) despite their standard multistage
designs. These amplifiers are based on an identical transistor
array interconnected with application specific coplanar waveguide
(CPW) transmission lines and on-chip capacitors and resistors.
CPW lines are implemented using a one-metal-layer post-pro-
cessing technology over a thick Parylene-N (15 m) dielectric
layer that enables very low loss lines ( 0.6 dB/mm at 20 GHz)
and high-performance CMOS amplifiers. The proposed integra-
tion approach has the potential for implementing cost-efficient
and high-performance RF and microwave circuits with a short
turnaround time.
Index Terms—Amplifiers, coplanar waveguide (CPW),
gain-bandwidth product, mask programmable technology,
Parylene-N, Si CMOS, transmission line, wideband circuits.
I. INTRODUCTION
T HE GROWING markets of wireless communicationsystems and automotive radars have stimulated the need
for competitive high-performance and cost-efficient RF and
microwave systems that require shorter time to develop. Both
SiGe bipolar and CMOS transistors have been utilized for
low-cost RF and microwave circuit realizations [1]–[3]. These
circuits are typically implemented on a low-resistivity Si sub-
strate using processes optimized for digital circuit applications.
On the other hand, RF and microwave circuit design requires
custom-made metallization for inductors, interconnects, and
transmission lines on the lossy Si substrate. The substrate
loss not only introduces signal attenuation and noise degra-
dation through these passive elements and interconnects, but
also results in distributed parasitic components and undesired
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signal couplings, which are difficult to model. Therefore, the
performance of the RF or microwave circuit strongly depends
on the designer’s experience, careful parasitic consideration,
line-to-line spacing, capacitive and substrate couplings, fre-
quency of operation, and the choice of the substrate. Clearly
these factors translate into high final cost due to the intellectual
proprietary and a long turnaround time (TAT). On the other
hand, if the RF interconnect process, which generally does
not require submicrometer features, is separated from the
deep-submicrometer RF CMOS device and digital integrated
circuit processes through a post-fabrication technology, the
digital CMOS platform can be easily mask programmed to
implement different RF functions without a need to customize
the Si chip for each application.
In this paper, for the first time, we report a mask pro-
grammable post-fabrication integration technology applied
to high-performance CMOS transistor arrays for RF and mi-
crowave applications. The integration is performed through
definition of RF interconnect patterns on an array of 90-nm
RF CMOS transistors coated with a thick (15 m) Parylene-N
dielectric layer. Parylene-N has very low loss and low dielectric
constant characteristics, which result in high-performance pas-
sive components and interconnects [4] without a need for shield
ground levels [8]. By developing low-loss coplanar waveguide
(CPW) transmission lines on Parylene-N in this post-fabrication
technology, three wideband RF amplifiers based on an identical
transistor array, but different RF interconnects are implemented.
These amplifiers show high transmission gain of above 15 dB
and large gain bandwidth products of above 79 GHz. Although
this work is focused on RF performance of transmission lines
and their realization in RF wideband amplifiers rather than
the achievable miniaturization, RF circuits with smaller chip
sizes can actually be obtained in this technology through using
bent transmission lines and array chips with shorter distances
between the array cells.
The proposed mask programmable technology can be used to
implement high-performance RF and microwave functions in a
short TAT and at a very low cost. The low loss and low para-
sitic characteristics of passive components and interconnects on
the thick Parylene-N dielectric material result in high-perfor-
mance and easy-to-model RF and microwave components and
circuits on the lossy Si substrate. In Section II, a background
on various techniques to implement configurable RF designs
is provided. In Section III, details of the mask programmable
technology performed on CMOS transistor arrays is described.
Transmission line optimization and wideband amplifier circuit
design are discussed in Section IV. In Section V, measurement
results of various wideband amplifiers fabricated in this work
are discussed. In Section VI, the performance and application
0018-9480/$25.00 © 2009 IEEE
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of this technology is discussed, while a brief summary of the
study is provided in Section VII.
II. BACKGROUND
Configurable and reconfigurable analog and RF circuits
have been proposed for multistandard communication systems
[5]–[10]. Software programming of multifunctional hardware,
while being reconfigurable in real time, does not yield op-
timum performance for a specific application [5]–[7]. Tradeoffs
and challenges involved are high power consumption due to
wideband low-noise amplifiers (LNAs), full-band digitization
requirements, and the need to implement a wide tuning range
local oscillator (LO) [5], need for different RF branches [6], or
need for multiple switchable bandpass filters with a radio archi-
tecture susceptible to nonlinearities [7]. On the other hand, in
[8] and [9], a method is proposed to integrate GaAs MESFETs
or Si bipolar transistors using several layers of Au metalliza-
tion and polyimide and obtain configurable circuits through
two-step processing. First, devices and a lower metallization
layer of metal–insulator–metal (MIM) capacitors are imple-
mented to form master-slice arrays. A stack of metallization
layers separated by thin polyimide layers are then deposited
on top of the device layer to construct passive components and
interconnects and achieve configurable circuit functions. While
this method uses a complex multilayer fabrication on high-cost
GaAs or Si bipolar devices, its important advantages are to
reduce the TAT by almost a factor of 2 and the overall cost by
50%–75% assuming that GaAs or Si bipolar device layers are
prefabricated at high volume.
Mask configurable narrowband RF LNAs and RF receivers
have been studied in [10]. An SiGe BiCMOS process is utilized
to design various RF circuits using an identical transistor foot-
print. Only upper metal and via layers are altered in the process
to achieve RF front-ends for global positioning system (GPS),
wideband code division multiple access (W-CDMA), and wire-
less local area network (WLAN) applications. The upper metal
layer is still part of the back-end-of-line (BEOL) process. There-
fore, not only is the performance limited by the passive compo-
nents on a standard BiCMOS process, but there is also no re-
duction in the TAT for the three individual designs.
III. TECHNOLOGY
A. Technology Overview
Current RF integrated circuits (RFICs) and monolithic mi-
crowave integrated circuits (MMICs) are incorporated based on
integrating passive and active components on a single Si or com-
pound semiconductor technology platform. These platforms use
deep-submicrometer processes to realize high-performance ac-
tive devices that are relatively small in size compared to the
overall size of the RF or microwave chip. The remaining chip
is devoted to large passive components such as inductors and
transmission lines or is not utilized for various electromagnetic
and layout considerations. In the case of Si-based RFICs and
MMICs, capacitive couplings combined with the losses induced
by the low-resistivity Si substrate result in low quality factor
Fig. 1. (left) Inductor and interconnect lines implemented directly on Si
substrate are lossy and have complicated equivalent-circuit models. (right) By
adding a thick low-  low-loss dielectric layer below the metal interconnect
line or inductor, distributed parasitic capacitive terms in the device model are
suppressed. Therefore, the lossy Si substrate is no longer the common ground
plane, as coplanar mode rather than microstrip mode is dominant, resulting in
a more ideal device model.
Fig. 2. Mask programmable RF system realized on a standard digital/mixed-
signal Si process through a post-fabrication technology.
passives, significant RF power dissipation in the passive net-
work, crosstalk, thermal noise injection, and added difficulties
in component modeling and circuit simulation.
As shown in Fig. 1, if a passive component such as an in-
ductor, transmission line, or RF interconnect is elevated from
the lossy Si substrate by a thick low-loss and low-permittivity
dielectric layer, the dielectric loss, and hence, the signal attenu-
ation through the component, is reduced. The CPW mode rather
than the microstrip mode can become dominant in the compo-
nent through a cautious design in which the shortest path from
any point on the component to the ground plane is not through
the lossy substrate. Therefore, the equivalent-circuit model for
the component reduces to a more ideal interconnect, transmis-
sion line, or inductor shown in Fig. 1, as distributed parasitic
capacitance between the component and the lossy substrate is
significantly reduced. The low-loss low-permittivity dielectric
material used in this work is Parylene-N with a measured per-
mittivity of 2.35–2.4 and a loss tangent of less than 6 10 up
to 60 GHz [4].
B. Array Design
Fig. 2 envisions a mask programmable RF system. On this
system, mixed-signal and digital signal processing circuits
and an array of RF transistors are first fabricated in a standard
CMOS or BiCMOS technology. In our study, a standard 90-nm
CMOS technology is used to implement a 4 5 array of RF
transistors and passive components, as shown in Fig. 3. In order
to provide versatility for a wide range of RF applications, the
footprint of the array is designed with various transistor cells,
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Fig. 3. Microphotograph of part of the 4   5 array of a CMOS chip with chip
dimensions of 4 mm   4.8 mm. Typical devices used in this work are shown.
TABLE I
DIELECTRIC PROPERTIES OF SEVERAL THIN-FILM MATERIALS
resistors, and capacitors. Devices that are utilized in this study
are multifinger cascode transistor pairs with dimensions of
m nm, 2.5-pF capacitors for ac coupling, and
50- resistors. These devices are connected to contact pads
with dimensions of 30 m 30 m with a parasitic capaci-
tance to the substrate of 12 fF verified by measurement and
deembedding of devices with and without pads. The parasitic
capacitance of each pad introduces additional current drive
requirement . Smaller pad dimen-
sions not utilized in this study result in smaller capacitance and
smaller current drive requirement. The capacitance can also be
absorbed as part of a matching network or through adjusting
the dimensions of the transmission line ending connected to the
pad [11], [12].
C. Post-Fabrication
In the post-processing fabrication, a 15- m-thick conformal
Parylene-N layer is first deposited on top of the CMOS transistor
array at room temperature using the process described in [4].
Parylene-N is selected for its simple fabrication at room tem-
perature, its low dielectric constant, and extremely low dissipa-
tion factor (loss tangent). Parameters of Parylene-N and a few
other materials are compared in Table I. Unlike silicon dioxide,
Polyimide, and other high-temperature passivation layers, the
deposition of Parylene-N is done at room temperature, making
it suitable for coating devices and circuits with limited thermal
Fig. 4. Micrographs of final chips. (a) Amp1, area: 3 mm  3.4 mm. (b) Amp2,
area: 2.15 mm   3.4 mm. (c) Amp3, area: 2 mm   3.4 mm.
budget. The drawback of Parylene-N is its large thermal mis-
match to Si (69 ppm/C compared to 3.2 ppm/C for Si [4]), which
prohibits its application for large-area electronics that are sub-
jected to high temperature variations. The thickness of Pary-
lene-N in this study is adjusted to 15 m in order to achieve
a thick enough dielectric layer to significantly reduce loss and
parasitic coupling to the Si substrate while keeping the vias
through the dielectric layer relatively short to achieve good mi-
crowave performance and high manufacturing yield. In the fol-
lowing steps of the process, lithography and reactive ion etching
(RIE) (plasma O with 990 sccm flow rate for 45 min) are used
to create via-holes in the Parylene-N layer to access the pads of
the cells that are used in a specific design [13]. Next, RF inter-
connect metallization lines are defined using lithography, sput-
tering, and liftoff of Ti (0.05 m) and Au (0.3 m). The walls
of vias are covered with metal through the sputtering process to
ensure good dc contacts. To improve the RF contact of vias and
reduce the metal loss of RF interconnect lines, Au electroplating
is performed to increase the thickness of RF interconnect lines
to 3 m.
By altering via and metallization masks (so-called mask
programming), three different wideband amplifiers are fabri-
cated on identical array chips using the above post-fabrication
technology. Fig. 4(a)–(c) shows microphotograph images of
the fabricated amplifiers. Amplifier 1 (Amp1) occupies 3 mm
3.4 mm of the chip area, while amplifier 2 (Amp2) and
3 (Amp3) occupy areas of 2.1 mm 3.4 mm and 2 mm
3.4 mm, respectively.
IV. CIRCUIT DESIGN
A. CPW Transmission Lines
In this work, CPW transmission lines are used to design
wideband amplifiers. Thick Parylene-N layer underneath the
CPW lines significantly reduces the RF signal loss by dimin-
ishing eddy currents in the low-resistivity Si substrate. A low
dielectric constant of Parylene-N lowers the line capacitance
per length and thus increases the characteristic impedance of
the CPW transmission line. Due to the thick dielectric layer, the
microstrip mode weakens and the quasi-TEM mode becomes
the dominant mode in the CPW line [14], [15]. The character-
istic impedance of such low-loss CPW lines is independent of
the dielectric layer thickness (and its variations) and is set by
two parameters, center conductor width , and the distance
between the center conductor and the ground planes . Both
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Fig. 5. (a) Simulated loss of a 1-mm CPW line for different Parylene-N thick-
nesses (CPW line dimensions:     m,    m). CPW line is on top
of 1    cm resistivity Si substrate and a 5-m-thick silicon dioxide, all part of
the BEOL technology. For all lines, except the BEOL CPW line, there is also
a 5-m BEOL polyimide layer and an extra 10-, 12-, and 15-m Parylene-N
underneath the line as a result of the proposed post fabrication integration tech-
nology. (b) Comparison between the simulation and measurement of the -pa-
rameters of CPW line on 15-m Parylene-N (     m,     m,
    mm) along with the simulation result of the same CPW line with an
additional ground plane between the substrate and silicon–dioxide layer.
and can be easily changed by modifying only the top metal
layer. This characteristic makes the CPW line an appropriate
choice for the integration technology.
Ansoft Technologies’ High Frequency Structure Simulator
(HFSS) is used to design the CPW lines on the CMOS substrate
(CMOS BEOL process: 1.3- m Al metal layer on a 5- m-thick
SiO and covered with 5- m Polyimide passivation layer) and
on Parylene-N layer. Fig. 5(a) shows the simulated -parame-
ters of a 1-mm CPW line for the BEOL process, as well as the
ones on different thicknesses of Parylene-N. This figure sug-
gests that the loss of the line with 10 m or thicker Parylene-N is
significantly lower than the BEOL line. By using 15- m-thick
Parylene-N compared to the BEOL line, the transmission loss
of the CPW line is reduced by 1.1 dB/mm to 0.5 dB/mm at
20 GHz. The difference in loss of CPW lines with m,
m and with Parylene-N thicknesses of 10–15 m is
also insignificant, pointing to the elimination of the Si substrate
loss at such thicknesses. The small difference also suggests that
the RF performance of transmission lines is independent of the
variations in the thickness of the dielectric layer. For small via
openings, a Parylene-N dielectric layer thicker than 15 m may
pose fabrication difficulties due to high aspect ratio vias. Addi-
tionally, parasitic inductance due to long via length may be of
concern at microwave and millimeter-wave frequencies. HFSS
simulation shows that a 15- m via length creates a 14-pH induc-
tance for a 30 m 30 m pad dimensions. Therefore, CPW
lines with the above dimensions of m, m on
15- m thick Parylene-N are used for the circuit design. These
lines show a characteristic impedance of 70 .
To verify the accuracy of the simulation, we have fabricated
CPW lines with m, m and on a 15- m
Parylene-N dielectric layer coating a typical CMOS substrate.
Fig. 5(b) shows a good agreement between measured and simu-
lated -parameters. In order to obtain the inherent -parameters
of the fabricated CPW lines, an open-thru deembedding tech-
nique on measured -parameters is performed [16]. The mea-
sured loss of fabricated CPW lines is 0.6 dB/mm at 20 GHz.
Si and SiGe RF and microwave integrated circuits often use
shielded microstrip-mode CPW lines and shielded inductors to
provide isolation of these components from the Si substrate in
which the underlying ground plane prevents the electromagnetic
field from penetrating the lossy substrate [17]–[20]. In order to
investigate if shielding can provide additional substrate isola-
tion in this mask programmable technology, we have performed
HFSS simulation of -parameters of a CPW line with a ground
plane underneath, as shown in Fig. 5(b). The results indicate that
additional shielding does not provide significant improvement
over the CPW line without the shielded line. This emphasizes
the fact that a 15- m Parylene-N layer is thick enough to iso-
late the CPW line from the substrate and crosstalks.
B. Wideband Amplifiers
Three multistage wideband amplifiers with cascode transistor
pairs with of 150- m 90-nm and 70- CPW transmission
lines on Parylene-N are designed. Cascode gain stage is superior
to the common-source transistor in terms of overall circuit RF
gain, bandwidth, stability, and input to output isolation. Fig. 6
shows the schematic of the three-stage (Amp1) and two-stage
(Amp2 and Amp3) amplifiers designed in this work. Capacitors
(2.5 pF) and resistors (50 ) from the prefabricated array are
utilized to provide matching and coupling for the input port, as
well as bypassing the dc bias ports, as shown in Fig. 6. Since no
RF model is provided in this digital CMOS technology, -pa-
rameters of cascode pair transistors including their RF pads are
measured under various bias conditions. Open-thru deembed-
ding on measured data is performed to extract the -parame-
ters of the cascode cell without the connecting RF pads [16].
Various sections of transmission lines including their bents are
simulated separately using HFSS. Simulated -parameters of
different transmission line sections are combined with the mea-
sured (and deembedded) -parameters of the cascode cells in a
circuit simulator environment (Ansoft Designer).
V. CIRCUIT CHARACTERIZATIONS AND DISCUSSIONS
Two-port -parameter measurements of the fabricated am-
plifiers are performed using the Agilent 8722 network analyzer
and on-wafer probing. Calibration is done using a short-open-
load-thru (SOLT) standard substrate. -parameters of all three
amplifiers are shown along with the simulation results in Fig. 7.
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Fig. 6. Schematics of: (a) three-stage (Amp1) and (b) two-stage amplifiers
(Amp2 and Amp3). Transistor dimensions:      m,     nm,
number of fingers   .
As shown, Amp1, shown in Fig. 4(a) with three cascode stages,
has a high gain of 19 dB and a bandwidth of 3.9–14.8 GHz
with an overall gain-bandwidth product of 96.7 GHz. The dc
power dissipation of this amplifier is only 57.6 mW. Amp2,
shown in Fig. 4(b), uses two cascode stages and achieves an
gain of 17.6 dB over a bandwidth of 5.4–16 GHz and an overall
gain-bandwidth product of 80 GHz. Its power dissipation de-
spite having only two stages is higher than Amp1 at 80.3 mW.
Amp3, shown in Fig. 4(c), is another two-stage cascode ampli-
fier with slightly shorter transmission lines compared to those
of Amp2. It achieves a gain of 15 dB over a bandwidth of
7.8–22 GHz. The overall gain-bandwidth product of this ampli-
fier is still high at 79 GHz with a power dissipation of 62.7 mW.
There are some discrepancies in the simulated and measured
-parameter response of these amplifiers. These discrepancies
are attributed partially to the errors in deembedding the mea-
sured transistor cells and partially the effect of connecting the
-parameter boxes without considering the effect of possible in-
teraction between them.
As it is shown here, when the designs of top metallization and
vias in the simple post-fabrication technology are altered while
using the same active cells, a variety of circuit applications and
bandwidth requirements are achieved. The mask programma-
bility is achieved by changing the schematic of the circuits for
various applications and by adjusting the value of passive com-
ponents in each schematic, i.e., the schematic of Amp1 is dif-
ferent from the other two amplifiers, while Amp2 and Amp3 are
Fig. 7. Measurement and simulation results of-parameters for the three wide-
band amplifiers fabricated in this study. (a)  . (b)  . (c)  .
based on the same schematic having different frequency bands.
By using up to 71% shorter CPW lines in Amp3 compared to
Amp2, the higher 3-dB frequency has been increased from 15 to
22 GHz, showing the capability of this technology for circuits
in higher frequencies.
VI. DISCUSSION
Cascaded wideband amplifiers have been used to provide
high-gain amplifiers [27]. In the amplifiers implemented here,
a gain per stage of 6.3–8.8 dB are achieved. While Mitomo
et al. have reported higher gain per stage values at 60 GHz
[18] than those achieved here, their implementation is based
on a smaller bandwidth of operation. Table II compares the
results obtained from this work with the state-of-the-art high
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TABLE II
PERFORMANCE SUMMARY AND COMPARISON
Cell types: CC: cascode. CS: common source. DA: distributed amplifier
gain-bandwidth product amplifiers that are designed in various
Si CMOS and SiGe BiCMOS processes (see [1] and [17] and
[19]–[27]). Note that these distributed amplifiers are optimized
based on transistor size, number of stages, and transmission
line dimensions to achieve the largest possible bandwidths or
gain-bandwidth products. The multistage wideband amplifiers
reported in this work are not based on the distributed amplifier
topology; nevertheless, they achieve very high bandwidth and
gain-bandwidth products at relatively low power dissipation.
The three CMOS distributed amplifiers with higher gain-band-
width products than those achieved in this work either use 6–8
stages of amplifications (see [24] and [25]) or use a feedback
in the amplification path and additional distributed amplifiers
for input and output matching [1]. Additionally, SiGe wide-
band amplifiers using transistors with cutoff frequencies above
200 GHz has been used in [19] and [27] in order to achieve the
high gain-bandwidth products.
While this work is mainly based on the study of transmis-
sion lines, optimization of the fabrication technology, and the
application of the mask programmable technology in high gain-
bandwidth product amplifiers, the miniaturization of circuits is
not emphasized, resulting in rather large chip sizes for each
circuit. Transmission lines implemented in the amplifiers are
straight lines causing a large area allocated to each circuit. Im-
plementing bent lines in this technology can be easily achieved
due to the conformal coverage of thick Parylene-N, as shown in
Fig. 8(a). Simulation confirms that large thickness of the Pary-
lene-N layer eliminates the effect of the unused components un-
derneath the line, resulting in more compact circuits that can
be directly implemented over the active components and their
large pads. Additionally, -parameter measurement of both bent
and straight lines with identical signal width, signal to ground
gap, and length show that bending the line without using ground
equalizing air-bridges would increase the loss of the line by only
0.24 dB/mm at 20 GHz, as shown in Fig. 8(b). Implementing
Fig. 8. (a) Micrograph pictures of straight and bent transmission lines over
unused active cells. (b) Measured  -parameter of a straight and bent CPW lines
with     m,     m, and     mm.
pre-fabricated underpasses for ground equalization would re-
move the extra loss of the bent structure and facilitate more com-
pact chip areas without further complicating the post-processing
fabrication.
While advanced CMOS and BiCMOS processes have several
deep submicrometer metallization with 50-nm alignments,
which requires planarization, using deep UV light sources and
special masks, the proposed RF mask programmable tech-
nology only requires one interconnect metallization path with a
width of at least several micrometers. Therefore, the minimum
feature size for RF interconnects, inductors, and transmission
lines on the top level can be easily set to 1 m without any per-
formance loss. As the integration technology relies on a simple
one-step metallization and 1- m feature optical lithography
on a fixed array chip, the fabrication time for each new circuit
is reduced to a few days rather than the few weeks needed for
metal processes of a standard CMOS process. The wideband
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Fig. 9. Simulated forward transmission coefficients   of AMP2 with and
without Parylene-N layer using identical transistors and similar power dissipa-
tion, but optimized transistor biasing and transmission line sections.
amplifier circuits reported here are fabricated in a very short
TAT and achieve very good performance with only two or three
cascaded stages. This clearly demonstrates the capability and
versatility of the proposed mask-programmable technology.
Material cost constitutes the majority of the integration and
packaging cost [28], [29]. In the post-processing integration,
one layer of Parylene-N, one electroplating step, and two
mask alignments are used. The alignments in this technology
do not require submicrometer precision and expensive deep
submicrometer masks. Parylene-N deposition is done at room
temperature in a batch process in which many parts can be
coated at the same time. These features make the post fabri-
cation technology very cost efficient and simple. Combined
with good RF circuit performance, short TAT, and the ability
to configure to any RF and microwave circuit requirement, the
low-cost post-fabrication technology described here would be a
very suitable choice for RF and microwave system implementa-
tion. The only limitation of the technology is that the sizes and
relative distances of RF transistors and resistors and capacitors
are predefined and cannot be varied. To alleviate this limitation,
various transistors, gain cells, and lumped passive components
are implemented in each array element. Additionally, for lower
RF frequencies, neighboring transistor cells can be effectively
combined into one cell to achieve higher transconductance
and current drive capability. Therefore, the proposed mask
programmable technology is useful in applications in which
low-cost RF circuits with short TAT are required.
To demonstrate the importance of a thick low-loss dielectric
layer (in this work, Parylene-N) and thick interconnect met-
allization (3 m Au) in achieving good RF performance, we
have compared simulation results of Amp2 (with a total bias
current of 73 mA) with an optimized two-stage BEOL ampli-
fier without a Parylene-N layer. Simulation of the new two-
stage circuit is performed using the same cascode transistor
sizes 150 m 90 nm biased under a slightly different optimum
total current of 75 mA and slightly different dimensions of CPW
lines (typically 13%–23% shorter compared to Amp2 due to a
higher effective dielectric constant on Si). The CPW lines in the
BEOL process use 1.3 m of Al metallization and are placed on
a 5- m-thick silicon–dioxide layer and Si substrate with 1 cm
resistivity. In the mask programmable design of Amp2, CPW
lines are on top of an additional 5- m BEOL polyimide passiva-
tion layer and a 15- m-thick Parylene-N layer. Fig. 9 compares
the results for gain obtained for these two optimum cases.
As this figure suggests, with almost the same power dissipation
(80.3 and 82.5 mW), gain at high frequencies GHz and
bandwidth of Amp2 is much higher than the one achieved using
standard CMOS technology directly on the CMOS substrate
(BW of 10.6 GHz for Amp2 compared to 4.95 GHz for BEOL
design). The difference is mainly due to significant reduction of
substrate coupling and loss at higher frequencies through using
the 15- m Parylene-N layer and 5 m BEOL polyimide under-
neath the CPW lines.
VII. CONCLUSION
A new mask programmable integration technology based on
an array of 90-nm transistors and a low-loss low-permittivity
dielectric material (Parylene-N) is introduced. The technology
involves a one-layer passivation and metallization. Programma-
bility (RF circuit configuration) is achieved through patterning
vias and the top metal layer. The effect of Parylene-N as a pas-
sivation layer on the insertion and return loss of CPW lines is
studied. It is found that a 15- m-thick Parylene-N layer is suit-
able for typical dimensions of 70- CPW lines used in this study
( m and m). Three wideband amplifiers
operating up to 22 GHz with different bandwidths from 10.6
to 14.2 GHz are fabricated. These amplifiers based on CMOS
90-nm cascode transistor pairs and low-loss CPW lines on top
of the 15- m Parylene-N layer provide high forward transmis-
sion gains above 15 dB.
They achieve high gain-bandwidth products in the range
of 79–96 GHz and compare well with the state-of-the-art
CMOS distributed amplifiers in spite of using standard mul-
tistage topologies. This technology not only provides better
high-frequency performance compared to similar circuits in
standard CMOS technology, but it also provides the option of
programmability. In addition, the simple fabrication process
and design procedure makes this technology desirable for
low cost and short time to market RF and microwave circuits
and systems. The wideband amplifiers introduced here are
optimized based on exploring the capability of this technology
in providing high gain-bandwidth product rather than very high
operating frequencies. More research needs to be conducted in
order to study the potentials of mask programmable technology
for very high frequencies in comparison to the amplifiers al-
ready achieved in Si and SiGe technologies [1], [19], [25], [26].
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